

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/711,959	10/15/2004	Fook-Luen Heng	BUR920040201US1	5958
45093	7590 06/20/2006		EXAMINER	
HOFFMAN, WARNICK & D'ALESSANDRO LLC			LAM, NELSON C	
75 STATE S	Ť			
14TH FLOO	R		ART UNIT	PAPER NUMBER
ALBANY, N	ALBANY, NY 12207			
			DATE MAILED: 06/20/200	6

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
	10/711,959	HENG ET AL.			
Office Action Summary	Examiner	Art Unit			
	Nelson Lam	2825			
The MAILING DATE of this communication appeariod for Reply	pears on the cover sheet with the o	correspondence address			
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING D  - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period  - Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailin earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION  (36(a). In no event, however, may a reply be tirgoid apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	N. nely filed the mailing date of this communication. ED (35 U.S.C. § 133).			
Status					
1)⊠ Responsive to communication(s) filed on 21 A	pril 2006				
	s action is non-final.				
<i>,</i> =	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is				
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims					
4)⊠ Claim(s) <u>1-24 and 31-36</u> is/are pending in the application.					
4a) Of the above claim(s) is/are withdrawn from consideration.					
5) Claim(s) is/are allowed.					
6)⊠ Claim(s) <u>1-24 and 31-36</u> is/are rejected.					
7) Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction and/o	or election requirement.				
Application Papers					
9) The specification is objected to by the Examiner.					
10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.					
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).					
11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.					
Priority under 35 U.S.C. § 119					
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>					
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08 Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal 6) Other:				

Page 2

1. Applicants' amendment to 10/711,959 has been examined. Claims 25-30 have been cancelled. Claims 31-36 have been added. Claims 1-24 and 31-36 are pending.

Applicants' amendment is considered persuasive in part and the applicable rejections from the prior office action along with new ground of rejection are incorporated herein.

### Claim Objections

2. Claims 17-21 and 35-36 are objected to because of the following informalities: Regarding claims 17 and 35, computer readable program code lacks antecedent basis. Additionally, applicants' claim does not produce a useful or concrete result without execution. Examiner suggests inserting, for example, at claim 17, line 4 for all instances of "configured to" replace with "which when executed by a computer". Appropriate correction is required.

## Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.
- 4. Claims 1-24 and 31-36 are rejected under 35 U.S.C. 102(a) as being anticipated by Regan (US Patent No. 6,756,242).

Art Unit: 2825

As per **claim 1**, Regan discloses a method for selectively scaling an integrated circuit design layout, the method comprising the steps of:

identifying a scaling target for at least one problem object of the design layout based on manufacturing information (Fig. 20, #70; col. 10, line 44-53; Fig. 21, #81; col. 13, line 5-15; col. 6, line 64 to col. 7, line 4);

defining technology ground rules and methodology constraints for each problem object (Abstract; col. 1, line 7-10; col. 1, line 27-31; col. 2, line 41-43; col. 2, line 58-60; Fig. 2; col. 5, line 63 to col. 6, line 9);

determining a scaling factor for each problem object (Abstract; col. 1, line 10-16; col. 1, line 27-31; col. 4, line 14-26; col. 4, line 52-60; Fig. 20, #72; col. 10, line 66 to col. 11, line 3);

determining which at least one of a plurality of scaling techniques is to be applied to each problem object, and scaling each problem object with a respective at least one scaling technique and scaling factor (col. 1, line 27-31; col. 3, line 15-36; col. 4, line 52-60; col. 11, line 66-67; col. 13, line 5-13); and

in the case that assembly is required, performing placement and routing to assemble the design using the scaled problem object (Abstract; col. 1, line 24-30; col. 4, line 40-67).

As per **claim 2**, Regan discloses the method of claim 1, wherein the at least one problem object is selected from the group comprising: a layer, a region and a cell (Fig. 20, #75; col. 1, line 7-16; col. 2, line 41-57; col. 7, line 7-12).

As per claim 3, Regan discloses the method of claim 1, wherein the placement and routing performing step includes using an optimization-based

Art Unit: 2825

hierarchical scaling program to produce a legal layout for each problem object (col. 2, line 41-57; col. 8, line 6-11; Fig. 11; col. 8, line 41-44).

As per **claim 4**, Regan discloses the method of claim 1, wherein the scaling factor is at least one of: a compensation, a new ground rule and a scaling multiplier (col. 2, line 26-40).

As per **claim 5**, Regan discloses the method of claim 1, wherein the identifying step includes:

manufacturing the design layout (col. 3, line 19-21);

testing the manufactured design layout and identifying at least one problem object that is a problem (col. 10, line 34-40; col. 12, line 47-55); and

generating the manufacturing information (Fig. 20, #73; col. 11, line 4-12).

As per **claim 6**, Regan discloses the method of claim 5, wherein the testing step includes characterizing operation and identifying the at least one problem object by obtaining data indicating how well objects are able to be manufactured (col. 10, line 41-53).

As per **claim 7**, Regan discloses the method of claim 5, wherein the manufacturing information generating step includes generating the scaling target for the problem object (Fig. 21, #81; col. 13, line 14-27).

As per claim 8, Regan discloses the method of claim 1, further comprising the step of evaluating whether a new design layout including the scaled objects achieves an expected behavior (Fig. 23; col. 14, line 34-67; Fig. 20, #75; col. 11, line 39-44).

Art Unit: 2825

As per **claim 9**, Regan discloses a system for selectively scaling an integrated circuit design layout (col. 10, line 27-36; col. 14, line 25-27), the system comprising the steps of:

means for identifying a scaling target for at least one problem object of the design layout based on manufacturing information (Fig. 20, #70; col. 10, line 44-53; Fig. 21, #81; col. 13, line 5-15; col. 6, line 64 to col. 7, line 4);

means for defining technology ground rules and methodology constraints for each problem object (Abstract; col. 1, line 7-10; col. 1, line 27-31; col. 2, line 41-43; col. 2, line 58-60; Fig. 2; col. 5, line 63 to col. 6, line 9);

means for determining a scaling factor for each problem object (Abstract; col. 1, line 10-16; col. 4, line 14-26; Fig. 20, #72; col. 10, line 66 to col. 11, line 3);

means for determining which at least one of a plurality of scaling techniques is to be applied to each problem object, and scaling each problem object with a respective at least one scaling technique and scaling factor (col. 3, line 15-36; col. 11, line 66-67; col. 13, line 5-13); and

means for, in the case that assemble is required, performing placement and routing to assemble the design using the scaled problem object (Abstract; col. 1, line 24-30; col. 4, line 40-67).

As per **claim 10**, Regan discloses the system of claim 9, wherein the at least one problem object is selected from the group comprising: a layer, a region and a cell (Fig. 20, #75; col. 1, line 7-16; col. 2, line 41-57; col. 7, line 7-12).

As per claim 11, Regan discloses the system of claim 9, wherein the placement and routing performing means includes means for conducting an

Art Unit: 2825

optimization-based hierarchical scaling to produce a legal layout for each problem object (col. 2, line 41-57; col. 8, line 6-11; Fig. 11; col. 8, line 41-44).

As per **claim 12**, Regan discloses the system of claim 9, wherein the scaling factor is at least one of: a compensation, a new ground rule and a scaling multiplier (col. 2, line 26-40).

As per **claim 13**, Regan discloses the system of claim 9, wherein the identifying means includes:

means for testing a manufactured design layout and identifying at least one problem object that is a problem (col. 10, line 34-40; col. 12, line 47-55); and means for generating the manufacturing information (Fig. 20, #73; col. 11, line 4-12).

As per **claim 14**, Regan discloses the system of claim 13, wherein the testing means includes means for characterizing operation and identifying the at least one problem object by obtaining data indication how well objects are able to be manufactured (col. 10, line 41-53).

As per **claim 15**, Regan discloses the system of claim 13, wherein the manufacturing information generating means includes means for generating the scaling target for the problem object (Fig. 21, #81; col. 13, line 14-27).

As per **claim 16**, Regan discloses the system of claim 13, further comprising means for evaluating whether a new design layout including the scaled objects achieves an expected behavior. (Fig. 23; col. 14, line 34-67; Fig. 20, #75; col. 11, line 39-44).

Page 7

comprising a computer useable medium having computer readable program code embodied therein for selectively scaling an integrated circuit design layout

(col. 1, line 35-36; col. 2, line 5-6; col. 13, line 66 to col. 14, line 20), the program

product comprising:

program code configured to identify a scaling target for at least one problem object of the design layout based on manufacturing information (Fig. 20, #70; col. 10, line 44-53; Fig. 21, #81; col. 13, line 5-15; col. 6, line 64 to col. 7, line 4);

program code configured to define technology ground rules and methodology constraints for each problem object (Abstract; col. 1, line 7-10; col. 1, line 27-31; col. 2, line 41-43; col. 2, line 58-60; Fig. 2; col. 5, line 63 to col. 6, line 9);

program code configured to determine a scaling factor for each problem object (Abstract; col. 1, line 10-16; col. 4, line 14-26; Fig. 20, #72; col. 10, line 66 to col. 11, line 3);

program code configured to determine which at least one of a plurality of scaling techniques is to be applied to each problem object, and scaling each problem object with a respective at least one scaling technique and scaling factor (col. 3, line 15-36; col. 11, line 66-67; col. 13, line 5-13); and

program code configured to, in the case that assembly is required, perform placement and routing to assemble the design using the scaled problem object (Abstract; col. 1, line 24-30; col. 4, line 40-67).

Art Unit: 2825

As per **claim 18**, Regan discloses the program product of claim 17, wherein the at least one problem object is selected from the group comprising: a layer, a region and a cell (Fig. 20, #75; col. 1, line 7-16; col. 2, line 41-57; col. 7, line 7-12).

As per **claim 19**, Regan discloses the program product of claim 17, wherein the placement and routing performing code includes program code configured to conduct an optimization-based hierarchical scaling to produce a legal layout for each problem object (col. 2, line 41-57; col. 8, line 6-11; Fig. 11; col. 8, line 41-44).

As per **claim 20**, Regan discloses the program product of claim 17, wherein the scaling factor is at least one of: a compensation, a new ground rule and a scaling multiplier (col. 2, line 26-40).

As per **claim 21**, Regan discloses the program product of claim 17, wherein the identifying code includes:

program code configured to test a manufactured design layout and identify at least one problem object that is a problem (col. 10, line 34-40; col. 12, line 47-55); and

program code configured to generate the manufacturing information (Fig. 20, #73; col. 11, line 4-12).

As per **claim 22**, Regan discloses the program product of claim 21, wherein the testing code includes program code configured to characterize operation and identify the at least one problem object by obtaining data indication how well objects are able to be manufactured (col. 10, line 41-53).

Art Unit: 2825

As per **claim 23**, Regan discloses the program product of claim 17, wherein the manufacturing information generating code includes program code configured to generate a scaling target for the problem object (Fig. 21, #81; col. 13, line 14-27).

As per claim 24, Regan discloses the program product of claim 17, further comprising program code configured to evaluate whether a new design layout including the scaled objects achieves an expected behavior (Fig. 23; col. 14, line 34-67; Fig. 20, #75; col. 11, line 39-44).

As per **claim 31**, Regan discloses a method for selectively scaling an integrated circuit design layout, the method comprising the steps of:

identifying a scaling target for at least one problem object of the design layout based on manufacturing information (Fig. 20, #70; col. 10, line 44-53; Fig. 21, #81; col. 13, line 5-15; col. 6, line 64 to col. 7, line 4);

defining technology ground rules and methodology constraints for each problem object (Abstract; col. 1, line 7-10; col. 1, line 27-31; col. 2, line 41-43; col. 2, line 58-60; Fig. 2; col. 5, line 63 to col. 6, line 9);

determining a scaling factor for each problem object (Abstract; col. 1, line 10-16; col. 1, line 27-31; col. 4, line 14-26; col. 4, line 52-60; Fig. 20, #72; col. 10, line 66 to col. 11, line 3);

determining which at least one of a plurality of scaling techniques is to be applied to each problem object, and scaling each problem object with a respective at least one scaling technique and scaling factor (col. 1, line 27-31; col. 3, line 15-36; col. 4, line 52-60; col. 11, line 66-67; col. 13, line 5-13); and

Art Unit: 2825

in the case that assembly is required, performing placement and routing to assemble the design using the scaled problem object (Abstract; col. 1, line 24-30; col. 4, line 40-67).

wherein the scaling factor includes at least one of a compensation and a new ground rule (col. 2, line 26-40).

As per claim 32, Regan discloses the method of claim 31, wherein the identifying step includes:

manufacturing the design layout (col. 3, line 19-21);

testing the manufactured design layout and identifying at least one problem object that is a problem (col. 10, line 34-40; col. 12, line 47-55); and

generating the manufacturing information (Fig. 20, #73; col. 11, line 4-12).

As per **claim 33**, Regan discloses a system for selectively scaling an integrated circuit design layout (col. 10, line 27-36; col. 14, line 25-27), the system comprising the steps of:

means for identifying a scaling target for at least one problem object of the design layout based on manufacturing information (Fig. 20, #70; col. 10, line 44-53; Fig. 21, #81; col. 13, line 5-15; col. 6, line 64 to col. 7, line 4);

means for defining technology ground rules and methodology constraints for each problem object (Abstract; col. 1, line 7-10; col. 1, line 27-31; col. 2, line 41-43; col. 2, line 58-60; Fig. 2; col. 5, line 63 to col. 6, line 9);

means for determining a scaling factor for each problem object (Abstract; col. 1, line 10-16; col. 1, line 27-31; col. 4, line 14-26; col. 4, line 52-60; Fig. 20, #72; col. 10, line 66 to col. 11, line 3);

Art Unit: 2825

means for determining which at least one of a plurality of scaling techniques is to be applied to each problem object, and scaling each problem object with a respective at least one scaling technique and scaling factor (col. 1, line 27-31; col. 3, line 15-36; col. 4, line 52-60; col. 11, line 66-67; col. 13, line 5-13); and

means for, in the case that assembly is required, performing placement and routing to assemble the design using the scaled problem object (Abstract; col. 1, line 24-30; col. 4, line 40-67).

wherein the scaling factor includes at least one of a compensation and a new ground rule (col. 2, line 26-40).

As per **claim 34**, Regan discloses the system of claim 33, wherein the identifying means includes:

means for testing a manufactured design layout and identifying at least one problem object that is a problem (col. 10, line 34-40; col. 12, line 47-55); and means for generating the manufacturing information (Fig. 20, #73; col. 11, line 4-12).

As per **claim 35**, Regan discloses a computer program product comprising a computer useable medium having computer readable program code embodied therein for selectively scaling an integrated circuit design layout (col. 1, line 35-36; col. 2, line 5-6; col. 13, line 66 to col. 14, line 20), the program product comprising:

program code configured to identify a scaling target for at least one problem object of the design layout based on manufacturing information (Fig. 20,

Art Unit: 2825

#70; col. 10, line 44-53; Fig. 21, #81; col. 13, line 5-15; col. 6, line 64 to col. 7, line 4);

program code configured to define technology ground rules and methodology constraints for each problem object (Abstract; col. 1, line 7-10; col. 1, line 27-31; col. 2, line 41-43; col. 2, line 58-60; Fig. 2; col. 5, line 63 to col. 6, line 9);

program code configured to determine a scaling factor for each problem object (Abstract; col. 1, line 10-16; col. 1, line 27-31; col. 4, line 14-26; col. 4, line 52-60; Fig. 20, #72; col. 10, line 66 to col. 11, line 3);

program code configured to determine which at least one of a plurality of scaling techniques is to be applied to each problem object, and scaling each problem object with a respective at least one scaling technique and scaling factor (col. 1, line 27-31; col. 3, line 15-36; col. 4, line 52-60; col. 11, line 66-67; col. 13, line 5-13); and

program code configured to, in the case that assembly is required, perform placement and routing to assemble the design using the scaled problem object (Abstract; col. 1, line 24-30; col. 4, line 40-67);

wherein the scaling factor includes at least one of a compensation and a new ground rule (col. 2, line 26-40).

As per **claim 36**, Regan discloses the program product of claim 35, wherein the identifying code includes:

program code configured to test a manufactured design layout and identify at least one problem object that is a problem (col. 10, line 34-40; col. 12, line 47-55); and

program code configured to generate the manufacturing information (Fig. 20, #73; col. 11, line 4-12).

### Remarks

5. Applicants state that Regan does not disclose the limitation of determining a scaling factor for each problem object. Additionally, Applicants state that Regan does not disclose the limitation of determining which at least one of a plurality of scaling techniques is to be applied to each problem object, and scaling each problem object with a respective at least one scaling technique and scaling factor. Examiner has identified and referenced explanatory cites reading on the limitations in the non-final office action. In reference to Regan, col. 1, line 27-31 and col. 4, line 52-60, it is evident that Regan teaches scaling different components with different factors. In reference to Regan, col. 3, line 15-36 in combination with col. 1, line 27-31 and col. 4, line 52-60, Regan teaches difference scaling techniques and scaling factors. Accordingly, the rejections under 35 USC 102(a) are maintained.

### Conclusion

6. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

Page 14

Art Unit: 2825

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Nelson Lam whose telephone number is 571 272-8318. The examiner can normally be reached on Monday-Friday from 9am - 5pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jack Chiang can be reached on 571 272-7483. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2825

Page 15

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-

free).

Nelson Lam

Assistant Examiner

Nelson Lan

Art Unit 2825

A. M. (Thompson Primary Examiner Technology Center 2800